yuzhe-TheFool/logic_gowin_pro

This repository contains the **FPGA HDL source code** for the FoLogic logic analyzer, implemented on **Gowin GW2A-18 FPGA** (LogiPi G1 core board) with DDR3 SDRAM support.

语言：F# · GitHub 星标：6 · Fork：4

在 GitHub 上查看原仓库