Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
语言:Scala · GitHub 星标:41 · Fork:13
话题:cache · chisel3 · cpu · riscv · rv64gc · tilelink
在 GitHub 上查看原仓库