An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
语言:Scala · GitHub 星标:2,444 · Fork:933
话题:accelerators · boom · chip-generator · chipyard · chisel · firesim · hwacha · out-of-order
在 GitHub 上查看原仓库