tbimbato/RPS-FSMD-Verilog-SiS

FSMD hardware implementation of Rock-Paper-Scissors in Verilog & SiS. Gate-level design, testbench included.

语言：TeX · GitHub 星标：4 · Fork：0

话题：blif · fsmd · sis · univr · verilog

在 GitHub 上查看原仓库