Functional verification project for the CORE-V family of RISC-V cores.
语言:Assembly · GitHub 星标:736 · Fork:332
话题:risc-v · systemverilog · uvm · verification
在 GitHub 上查看原仓库