lvillasen/RedPitaya-Hello-World-FPGA

Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilog.

语言：Jupyter Notebook · GitHub 星标：19 · Fork：1

在 GitHub 上查看原仓库