lsyic/vim-verilog-formatter

Vim plugin for Verilog/SystemVerilog code formatting. Features include signal declaration alignment, comment alignment, port alignment, case statement formatting, and configurable indentation. Supports module, interface, package, case, generate, and fork/join blocks.

语言：Vim Script · GitHub 星标：1 · Fork：0

在 GitHub 上查看原仓库