djzenma/2-FPGAs-UART-Protocol

Transmitter and Receiver FPGAs connected using the UART Protocol to execute arithmetic operations and display the inputs on the transmitter's 7 Segment Display as well as the result on the Receiver's 7 Segments Display.

语言：HTML · GitHub 星标：9 · Fork：0

话题：fpga · hardware-designs · uart-protocol · verilog · verilog-project

在 GitHub 上查看原仓库