chipsalliance/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
正在读取项目信息…
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server