cachanova/synth-explorer
Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively
正在读取项目信息…
开源雷达国内 GitHub 镜像站
加速通道已就绪
返回列表
开源雷达国内 GitHub 镜像站
Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively