bufferedName/ZSpice

A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice

语言：Perl · GitHub 星标：13 · Fork：0

话题：parser · rtl · spice · synthesizer · transistor-level · verilog

在 GitHub 上查看原仓库