This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
语言:C++ · GitHub 星标:90 · Fork:24
话题:plugin-hdl · synthesis · systemc · systemc-clang · verilog
在 GitHub 上查看原仓库