Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
语言:Rust · GitHub 星标:124 · Fork:29
在 GitHub 上查看原仓库