Zaneham/takahe

open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists

语言：C · GitHub 星标：45 · Fork：3

话题：abel · abel-hdl · asic · chip-design · compiler · eda · hardware · openroad

在 GitHub 上查看原仓库