SohamD34/VeriGen

This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human errors in codes and rectify them.

语言：Jupyter Notebook · GitHub 星标：18 · Fork：7

在 GitHub 上查看原仓库