FPGA-House-AG/scalable-pipelined-lookup-fpga

Fixed-latency dual-parallel lookup table (CAM-like) mostly for AllowedIP lookups in RX/TX path

语言：Scala · GitHub 星标：5 · Fork：4

在 GitHub 上查看原仓库